3D Tomography Back-Projection Parallelization on Intel FPGAs Using OpenCL

OpenCL 2.0 for FPGAs using OCLAcc

Designing hardware is a time-consuming and complex process. Realization of both, embedded and highperformance applications can benefit from a design process on a higher level of abstraction. This helps to reduce development time and allows to iteratively test and optimize the hardware design during development, as common in software development. We present our tool, OCLAcc, which allows the gen...

40Gbit AES Encryption Using OpenCL and FPGAs

OpenCL on FPGAs for GPU Programmers

Data Parallelism and Kernels Data parallelism is a form of parallelism across multiple processors that is achieved when each processor performs identical tasks on different pieces of distributed data. Data-parallel portions of an algorithm are executed on devices as kernels, which are C functions with some restrictions and a few language extensions. The host launches kernels across a 1D, 2D, or...

3D rendering using FPGAs

Complex three dimensional graphics rendering is computationally very intensive process, so even the newest microprocessors cannot handle more complicated scenes in real time. Therefore to produce realistic rendering, hardware solutions are required. This paper discusses an FPGA implementation which complies with the newer, programmable standards. As the design implements a somewhat unique hidde...

Intel® SDK for OpenCL* - Median Filter Sample

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information her...